JPH0442940Y2 - - Google Patents

Info

Publication number
JPH0442940Y2
JPH0442940Y2 JP1984088291U JP8829184U JPH0442940Y2 JP H0442940 Y2 JPH0442940 Y2 JP H0442940Y2 JP 1984088291 U JP1984088291 U JP 1984088291U JP 8829184 U JP8829184 U JP 8829184U JP H0442940 Y2 JPH0442940 Y2 JP H0442940Y2
Authority
JP
Japan
Prior art keywords
hole
conductor pin
head
printed wiring
wiring board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP1984088291U
Other languages
English (en)
Japanese (ja)
Other versions
JPS614456U (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1984088291U priority Critical patent/JPS614456U/ja
Publication of JPS614456U publication Critical patent/JPS614456U/ja
Application granted granted Critical
Publication of JPH0442940Y2 publication Critical patent/JPH0442940Y2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Multi-Conductor Connections (AREA)
  • Lead Frames For Integrated Circuits (AREA)
JP1984088291U 1984-06-13 1984-06-13 プラグインパツケ−ジ基板 Granted JPS614456U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1984088291U JPS614456U (ja) 1984-06-13 1984-06-13 プラグインパツケ−ジ基板

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1984088291U JPS614456U (ja) 1984-06-13 1984-06-13 プラグインパツケ−ジ基板

Publications (2)

Publication Number Publication Date
JPS614456U JPS614456U (ja) 1986-01-11
JPH0442940Y2 true JPH0442940Y2 (en]) 1992-10-12

Family

ID=30641287

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1984088291U Granted JPS614456U (ja) 1984-06-13 1984-06-13 プラグインパツケ−ジ基板

Country Status (1)

Country Link
JP (1) JPS614456U (en])

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8992621B2 (en) 1996-09-13 2015-03-31 Liliane Attali Expandable osteosynthesis cage
US9314348B2 (en) 2014-06-04 2016-04-19 Wenzel Spine, Inc. Bilaterally expanding intervertebral body fusion device

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0719856B2 (ja) * 1986-04-30 1995-03-06 イビデン株式会社 半導体搭載用基板
JPH0719857B2 (ja) * 1986-04-30 1995-03-06 イビデン株式会社 半導体搭載用基板
JPH0719874B2 (ja) * 1986-05-31 1995-03-06 イビデン株式会社 半導体搭載基板用の導体ピン及びその製造方法
JPH0335480Y2 (en]) * 1986-12-15 1991-07-26
JPH0278252A (ja) * 1988-09-14 1990-03-19 Matsushita Electric Works Ltd 多層プラスチックチップキャリア
JP7405460B1 (ja) * 2022-07-04 2023-12-26 Ｎｅｃプラットフォームズ株式会社 回路基板および電子部品の製造方法

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5982757A (ja) * 1982-11-04 1984-05-12 Toshiba Corp 半導体用ステムおよびその製造方法

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8992621B2 (en) 1996-09-13 2015-03-31 Liliane Attali Expandable osteosynthesis cage
US9314348B2 (en) 2014-06-04 2016-04-19 Wenzel Spine, Inc. Bilaterally expanding intervertebral body fusion device

Also Published As

Publication number Publication date
JPS614456U (ja) 1986-01-11

Similar Documents

Publication Publication Date Title
KR100211093B1 (ko) 자동접합 테이프를 사용하여 제조된 반도체 패키지
US6020218A (en) Method of manufacturing ball grid array semiconductor package
US5367124A (en) Compliant lead for surface mounting a chip package to a substrate
JP4308608B2 (ja) 半導体装置
US8524531B2 (en) System and method for improving solder joint reliability in an integrated circuit package
US20060169488A1 (en) Circuit board mounted with surface mount type circuit component and method for producing the same
JP2009124095A (ja) 半導体パッケージ及びその実装方法
JP2009532912A (ja) 一体型スルーホール熱放散ピンを有するモールドされた半導体パッケージ
JPH0553066B2 (en])
JP3157611B2 (ja) 表面実装パッケージ用の改良されたポストを備えた集積回路デバイス
JPH0442940Y2 (en])
US6037662A (en) Chip scale package
US6617200B2 (en) System and method for fabricating a semiconductor device
CN111081652B (zh) 压入配合半导体装置
JPH11214606A (ja) 樹脂封止型半導体装置及びリードフレーム
JPH11126795A (ja) 実装基板およびその製造方法ならびに電子部品の実装方法
US5849609A (en) Semiconductor package and a method of manufacturing thereof
US6493238B1 (en) Method and apparatus to compliantly interconnect area grid arrays and printed wiring boards
JP2003243087A (ja) コネクタ一体型電子機器
JPH0777254B2 (ja) 半導体搭載用基板
JPH0447965Y2 (en])
JPH0812895B2 (ja) 半導体素子搭載ピングリッドアレイパッケージ基板
JPH0419806Y2 (en])
JP2579495B2 (ja) 半導体搭載用基板
JP2003051562A (ja) 半導体装置